

FIG. 1
PRIOR ART




FIG. 2




FIG. 3




FIG. 4




FIG. 7A

CPU-CLOCK STOP SIGNAL




FIG. 7B

BCU-CLOCK STOP SIGNAL




FIG. 7C

STOP-MODE START SIGNAL



FIG. 7D

PLL STOP SIGNAL




FIG. 7E

BASE CLOCK




FIG. 7F




FIG. 7G




FIG. 8A

SYSTEM- OR INTERNAL-NMI SIGNAL




FIG. 8B

CPU-CLOCK STOP SIGNAL




FIG. 8C

BCU-CLOCK STOP SIGNAL




FIG. 8D

STOP-MODE START SIGNAL




FIG. 8E

PLL STOP SIGNAL




FIG. 8F





FIG. 8G



METHOD AND SYSTEM OF SWITCHING CLOCK SIGNAL

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a method and a system of switching a clock signal and more particularly, to a method and a system of switching the frequency of a clock signal according to a clock-signal switching instruction.

2. Description of the Prior Art

FIG. 1 is a block diagram showing the configuration of a portable computer system that carries out a conventional method of switching a clock signal disclosed in the Japanese Non-Examined Patent Publication No. 5-94226 published in 1993.

As shown in FIG. 1, this portable computer system comprises a Central Processing Unit (CPU) 1011 having an internal oscillator 1111, a reset-signal generator circuit 1012, a clock-signal selector circuit 1013, a timing controller circuit 1014, a clock-signal oscillator 1015, a frequency-divider circuit 1016, a trigger circuit 1017, a latch circuit 1018, a Random-Access Memory (RAM) 1019, a Programmable Interrupt Controller (PIC) 1020, a KeyBoard Controller (KBC) 1021, and a system timer 1022.

The CPU 1011, which controls the whole operation of the computer system, is connected to the timing controller circuit 1014, the RAM 1019, the PIC 1020, the KBC 1021, and the system timer 1022 through a system bus 1010. The internal oscillator 1111 of the CPU 1011 generates a dedicated clock signal having a frequency several times as much as that of a clock signal (CLK) supplied through the clock-signal selector circuit 1013. According to the dedicated clock signal thus generated by the oscillator 1111, the CPU 1011 operates at a higher speed than that of the case using the clock signal (CLK).

Also, the CPU 1011 executes the Basic Input/Output System (BIOS) program called by an application program being executed, thereby judging whether the specific condition for entering the standby mode is satisfied or not. When this condition is satisfied, the CPU 1011 saves the content of the registers (not shown) in the CPU 1011 and executes a halt command for halting the execution of the program. The content of the registers thus saved are stored in the RAM 1019. After the execution of the halt command, the CPU 1011 advises the timing controller circuit 1014 that the CPU 1011 has entered the standby mode i.e., the halt or stop state.

The reset-signal generator circuit 1012 generates a reset signal (RESET) and supplies the reset signal thus generated to the CPU 1011. The circuit 1012 sets the reset signal active or inactive under the control of the timing controller circuit 1014. When the reset signal is turned active, the CPU 1011 enters the reset state. When the reset signal is turned inactive, the CPU 1011 is released from the reset state, in other words, it is returned to the normal operation mode.

The clock-signal selector circuit 1013 selects one of a high-frequency clock signal (CLK1) and a low-frequency clock signal (CLK2), supplying the selected one (i.e., CLK1 or CLK2) to the CPU 1011 as the operation clock signal (CLK). The circuit 1013 selects normally the high-frequency clock signal (CLK1) for high-speed operation of the CPU 1011. To shift the CPU 1011 from the normal operation mode to the standby mode, the circuit 1013 selects the low-frequency clock signal (CLK2) as the operation clock signal (CLK) instead of the high-frequency clock signal (CLK1) under the control of the timing controller circuit 1014.

The high-frequency clock signal (CLK1) is generated by the clock oscillator 1015. The low-frequency clock (CLK2) is generated by frequency-dividing the high-frequency clock signal (CLK1) by the frequency-divider circuit 1016.

The timing controller circuit 1014 controls the operation timing of the reset-signal generator circuit 1012 and the clock-signal selector circuit 1013. In detail, to turn the CPU 1011 from the normal operation mode to the standby mode, the circuit 1014 controls these two circuits 1012 and 1013 in such a way that the operation clock signal (CLK) is switched from the high-frequency clock signal (CLK1) to the low-frequency clock signal (CLK2) after the operation of the CPU 1011 has entered the reset state. On the other hand, to return the CPU 1011 from the standby mode to the normal operation mode, the circuit 1014 controls these two circuits 1012 and 1013 in such a way that the operation of the CPU 1011 is released from the reset state after the operation clock signal (CLK) has been switched from the low-frequency clock signal (CLK2) to the high-frequency clock signal (CLK1).

As seen from FIG. 1, the timing controller circuit 1014 is equipped with a register 1141 and two delay circuits 1142 and 1143. The register 1141 is used to set or store a message data issued by the CPU 1011, where the message data represents the halt or stop state of the CPU 1011. When the message data is set or stored in the register 1141, a reset-on signal (RESET-ON) is sent to the reset-signal generator circuit 1012 and the delay circuit 1143, thereby activating the reset signal (RESET). Thereafter, at the timing delayed by a specific period, a first switch signal (SW1) is sent from the delay circuit 1143 to the clock-signal selector circuit 1013, thereby switching the operation clock signal (CLK) to the low-frequency signal (CLK2).

When a trigger signal is inputted from the trigger circuit 1017 into the timing controller circuit 1014, a second switch signal (SW2) is sent from the delay circuit 1142 to the clock-signal selector circuit 1013, thereby returning the operation clock signal (CLK) to the high-frequency signal (CLK1). Then, at the timing delayed by a specific period, a reset-off signal is sent from the delay circuit 1142 to the reset-signal generator circuit 1012, thereby inactivating the reset signal.

When an interrupt signal (INT) is issued from the PIC 1020, the trigger circuit 1017 outputs the trigger signal in response to the interrupt signal thus issued. This interrupt signal is sent to the latch circuit 1018 also. The latch circuit 1018, which is of the transparent type, stores the interrupt signal and supplies it to the CPU 1011.

The RAM 1019 is used to store the application program executed by the CPU 1011. On the transition to the standby mode, the content of the registers in the CPU 1011 is also saved and stored in the RAM 1019.

The PIC 1020 outputs the interrupt signal in response to any hardware interrupt request such as a key-input interrupt request from the keyboard controller 1021, a timer interrupt request from the system timer 1022, and so on.

The keyboard controller 1021 outputs a hardware interrupt request according to a key input from a keyboard (not shown), informing the CPU 1011 of issuance of the key-input interrupt request.

The system timer 1022 outputs a hardware interrupt request at regular or constant intervals.

With the conventional method of switching a clock signal shown in FIG. 1, as described, above, the operation clock signal (CLK) is switched between the high- and low-frequency signals (CLK1 and CLK2) while the CPU 1011 is

3

kept in the reset state. Then, the CPU 1011 is returned to the normal operation state from the reset state after the switching of the operation clock signal (CLK) is completed. Thus, the operation of the CPU 1011 is not affected by the non-contiguity of phase of the operation clock signal (CLK) caused by its switching operation between the signals CLK1 and CLK2.

Also, the content of the registers in the CPU 1011 is saved and stored in the RAM 1019 on reset of the CPU 1011, and then, the stored content of the registers is restored to the CPU 1011 on release of the CPU 1011 after the switching of the operation clock signal (CLK) is completed. Thus, the CPU 1011 can restart its operation from the state just before the switching operation of the clock signal (CLK). This means that the operation speed of the CPU 1011 can be switched while ensuring the normal operation of the CPU 1011.

The above-described conventional method of switching a clock signal shown in FIG. 1 has, however, the following problems.

First, on the switching operation of the operation clock signal (CLK), the CPU 1011 is reset (i.e., turned to the reset state) through the timing controller circuit 1014 and at the same time, the content of the registers in the CPU 1011 is saved and stored in the RAM 1019. Next, the operation clock signal (CLK) is switched from the high-frequency signal (CLK1) to the low-frequency signal (CLK2) while keeping the CPU 1011 in the reset state. Thereafter, the CPU 1011 is released from the reset state to the normal operation state and then, the content of the registers in the CPU 1011 stored in the RAM 1019 is restored to the registers in the CPU 1011.

Accordingly, the switching operation of the operating clock signal (CLK) necessitates the resetting time of the CPU 1011, the saving/storing time of the content of the registers in the CPU 1011, and the restoring time of the stored content of the registers in the CPU 1011. As a result, there is a problem that it takes a long time to switch the frequency of the operation clock signal (CLK).

Second, on the resetting operation of the CPU 1011, the state or information of the internal subsystem or internal circuitry except for the registers in the CPU 1011 is not saved and stored. Therefore, the state or information of the internal subsystem is changed by the resetting operation of the CPU 1011. As a result, there is a problem that the state or information of the internal subsystem just before the resetting operation may be unable to be restored after the resetting operation.

SUMMARY OF THE INVENTION

Accordingly, an object of the present invention to provide a method and a system of switching a clock signal that switches the frequency of a clock signal while keeping the state or information of an internal subsystem just before a switching operation of the clock signal.

Another object of the present invention to provide a method and a system of switching a clock signal that switches the frequency of a clock signal in a reduced period of time.

Still another object of the present invention to provide a method and a system of switching a clock signal in which power consumption is finely adjustable.

The above objects together with others not specifically mentioned will become clear to those skilled in the art from the following description.

4

According to a first aspect of the present invention, a method of switching a clock signal is provided, which is comprised of (a) stopping supply of a clock signal to an internal subsystem according to a clock-change instruction; the clock signal having a first frequency; (b) switching the first frequency of the clock signal to a second frequency different from the first frequency while supply of the clock signal having the first frequency is stopped; and (c) starting supply of the clock signal having the second frequency to the internal subsystem.

With the method of switching a clock signal according to the first aspect of the present invention, when the clock-change instruction is issued, the supply of the clock signal having the first frequency to the internal subsystem is stopped, thereby stopping the operation of the internal subsystem. Then, while keeping the stop state of supply of the clock signal having the first frequency, the first frequency of the clock signal is switched to the second frequency different from the first frequency. Thereafter, supply of the clock signal having the second frequency is started to the internal subsystem.

As a result, the frequency change or switching of the clock signal can be performed without changing the state or information of the internal subsystem existing just before the frequency change or switching. Also, reliability of the operation of the internal subsystem after the frequency change is improved.

Moreover, since the frequency change is performed without resetting the operation of the internal subsystem, the time required for returning the internal subsystem from its stop state to its normal operation state is reduced. Thus, the frequency change of the clock signal can be realized in a decreased or shorter period of time.

In the method of switching a clock signal according to the first aspect, the supply of the clock signal to the internal subsystem may be stopped almost simultaneously with the clock-change instruction or stopped with a specific time delay with respect to the clock-change instruction.

In a preferred embodiment of the method according to the first aspect, the timing to start supply of the clock signal having the second frequency to the internal subsystem is adjustable. In this embodiment, since the timing to start supply of the clock signal having the second frequency can be optionally set, there is an additional advantage that the power consumption is adjustable finely or minutely.

In another preferred embodiment of the method according to the first aspect, the clock signal is generated by a clock signal generator including a PLL circuit. In this embodiment, there is an additional advantage that the internal subsystem is readily transferred to its stop state.

According to a second aspect of the present invention, a system of switching a clock signal is provided, which is comprised of (a) a clock-signal stopping device for stopping supply of a clock signal to an internal subsystem according to a clock-change instruction; the clock signal having a first frequency; (b) a clock-signal switching device for switching the first frequency of the clock signal to a second frequency different from the first frequency while supply of the clock signal having the first frequency is stopped; and (c) a clock-signal supplying device for supplying the clock signal having the second frequency to the internal subsystem.

With the system of switching a clock signal according to the second aspect of the present invention, because of the same reason as described in the method according to the first aspect of the present invention, the frequency change or switching of the clock signal can be performed without

5

changing the state or information of the internal subsystem existing just before the frequency change or switching. Also, reliability of the operation of the internal subsystem after the frequency change is improved. Moreover, the frequency change of the clock signal can be realized in a decreased or shorter period of time.

In the system of switching a clock signal according to the second aspect, the supply of the clock signal to the internal subsystem may be stopped almost simultaneously with the clock-change instruction or stopped with a specific time delay with respect to the clock-change instruction.

In a preferred embodiment of the system according to the second aspect, the timing to start supply of the clock signal having the second frequency to the internal subsystem is adjustable. In this embodiment, since the timing to start supply of the clock signal having the second frequency can be optionally set, there is an additional advantage that the power consumption is adjustable finely or minutely.

In another preferred embodiment of the system according to the second aspect, there is further provided with a clock signal generator for generating the clock signal. The clock signal generator includes a PLL circuit. In this embodiment, there is an additional advantage that the internal subsystem is readily transferred to its stop state.

BRIEF DESCRIPTION OF THE DRAWINGS

In order that the present invention may be readily carried into effect, it will now be described with reference to the accompanying drawings.

FIG. 1 is a block diagram showing the configuration of a portable computer system that carries out a conventional method of switching a clock signal.

FIG. 2 is a block diagram showing the configuration of a data processing system that carries out a method of switching a clock signal according to an embodiment of the present invention.

FIG. 3 is a detailed block diagram showing the clock-signal generator circuit of the data processing system shown in FIG. 2.

FIG. 4 is a detailed block diagram showing the clock-signal control unit of the data processing system shown in FIG. 2.

FIG. 5 is a schematic diagram showing the internal configuration of the clock-signal control register of the data processing system shown in FIG. 2.

FIG. 6 is a schematic diagram showing the internal configuration of the PLL control register of the data processing system shown in FIG. 2.

FIGS. 7A to 7G are timing charts showing the frequency-switching operation of the clock signal in the method of switching a clock signal according to the embodiment of the present invention, respectively.

FIGS. 8A to 8G are timing charts showing the returning operation from the standby mode to the normal operation mode in the method of switching a clock signal according to the embodiment of the present invention, respectively.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the present invention will be described in detail below while referring to the drawings attached.

A data processing system for performing a method of switching a clock signal according to an embodiment of the present invention is shown in FIG. 2.

6

This data processing system has a "normal operation mode" and a "standby mode". If a specific condition is satisfied, the system is transferred to the "standby mode" from the "normal operation mode" according to a standby instruction, thereby decreasing power consumption of the system. If any interrupt request is issued during the "standby mode", the system is immediately returned to the "normal operation mode" from the "standby mode".

CIRCUIT CONFIGURATION

As seen from FIG. 2, the data processing system comprises a clock signal generator circuit 2 for generating a clock signal, and a clock signal control unit 1 for controlling the clock signal thus generated by the circuit 2. The reference numeral 3 represents an internal circuitry or internal subsystem to which the clock signal is supplied. Although the internal circuitry or subsystem 3 includes various circuits other than those illustrated in FIG. 2, they are omitted from FIG. 2 because they have no relationship with the present invention.

As shown in FIGS. 2 and 3, the clock signal generator circuit 2 has an oscillator 24, a first frequency-dividing circuit 21, a Phase-Locked Loop (PLL) circuit 22, and a second frequency-dividing circuit 23.

The oscillator 24 generates an oscillation signal 51 with a specific frequency and sends it to the first frequency-dividing circuit 21.

The first frequency-dividing circuit 21 has three frequency dividers 211, 212, and 213 for frequency-dividing operation of the oscillation signal 51 by the dividing factors (1/1), (1/2), and (1/4), respectively, and a selector 214 for selecting one of the three output signals of these dividers 211, 212, and 213.

The frequency divider 211 divides the frequency of the oscillation signal 51 by the factor (1/1) to send an output signal with an equal frequency to the signal 51 to the selector 214. On the other hand, the output signal with the equal frequency to the signal 51 is sent to the clock signal control unit 1 and the internal circuitry 3 as a base clock signal 52 of the data processing system. The frequency divider 212 divides the frequency of the oscillation signal 51 by the factor (1/2) to send an output signal with a half frequency of the signal 51 to the selector 214. The frequency divider 213 divides the frequency of the oscillation signal 51 by the factor (1/4) to send an output signal with a quarter frequency of the signal 51 to the selector 214.

The selector 214 selects one of the output signals of the dividers 211, 212, and 213 according to the dividing-factor selection signal 64 from the clock signal control unit 1 and then, sends the selected output signal to the PLL circuit 22 as a frequency-divided signal 55.

The PLL circuit 22 frequency-multiplies the frequency-divided signal 55 outputted from the first frequency-dividing circuit 21 by a specific factor to produce a frequency-multiplied signal 56. Then, the PLL circuit 22 sends the frequency-multiplied signal 56 thus produced to a frequency divider 232 of the second frequency-dividing circuit 23. The operation of the PLL circuit 22 can be stopped temporarily through a PLL-stop signal 70 sent from a selector 231 of the second frequency-dividing circuit 23.

The frequency divider 232 of the second frequency-dividing circuit 23 frequency-divides the frequency-multiplied signal 56 from the PLL circuit 22 by a specific factor, resulting in a frequency-divided frequency-multiplied signal. According to this frequency-divided frequency-multiplied signal, the frequency divider 232 out-

puts a Bus Control Unit (BCU) clock signal 53 and a CPU-clock signal 54. The BCU-clock signal 53 is supplied to a BCU 31 of the internal circuitry 3 and a clock-signal control register 11 of the clock signal control unit 1. The CPU clock signal 54 is supplied to the CPU 32 of the internal circuitry 3.

The selector 231 of the second frequency-dividing circuit 23 receives a PLL-stop signal 69 outputted from a stop-signal generator circuit 321 of the CPU 32 of the internal circuitry 3. Then, the selector 231 outputs the PLL-stop signal 70 to the PLL circuit 22 according to the content of the PLL-operation information 63 stored in the clock-signal control register 11 of the clock-signal control unit 1. The PLL-operation information 63 is the information representing whether the PLL circuit 22 is in its "stop mode" or "operation mode".

When the PLL circuit 22 is in the "stop mode", the operation of the PLL circuit 22 can be stopped. Thus, if the selector 231 of the second frequency-dividing circuit 23 knows that the PLL circuit 22 is in the "stop mode" through the PLL-operation information 63, the selector 231 outputs the PLL-stop signal 70 to the PLL circuit 22 in response to the PLL-stop signal 69 sent from the PLL stop-signal generator circuit 321 of the CPU 32, thereby stopping the operation of the PLL circuit 22.

On the other hand, when the PLL circuit 22 is in the "operation mode", the operation of the PLL circuit 22 cannot be stopped. Thus, if the selector 231 of the second frequency-dividing circuit 23 knows that the PLL circuit 22 is in the "operation mode" through the PLL-operation information 63, the selector 231 does not output the PLL-stop signal 70 to the PLL circuit 22, even if the selector 231 receives the PLL-stop signal 69 from the PLL stop-signal generator circuit 321.

The PLL circuit 22 stops its operation on receipt of the PLL-stop signal 70. If the PLL circuit 22 stops its operation, the circuit 22 does not output the frequency-multiplied signal 56, resulting in the supply of the BCU- and CPU-clock signals 53 and 54 being stopped. Due to stop of the supply of the BCU- and CPU-clock signals 53 and 54, the internal circuitry 3 stops its operation.

To cope with any interrupt signal requesting to return the data processing system from the "standby mode" to the "normal operation mode", the base clock signal 52 is directly outputted from the frequency divider 211 of the first frequency-dividing circuit 21 of the clock-signal generator circuit 2. Accordingly, the operation of the PLL circuit 22 has no relationship with supply and stop of the base clock signal 52. In other words, the base clock signal 52 is always supplied to the clock-signal control unit 1 and the internal circuitry or subsystem 3 independent of whether the operation of the PLL circuit 22 is stopped or not.

As shown in FIGS. 2 and 4, the clock-signal control unit 1 includes the clock signal control register 11 and the clock-signal controller circuit 12. The clock-signal controller circuit 12 has a frequency-dividing factor controller circuit 121 and an AND circuit 122. The frequency-dividing factor controller circuit 121 is typically formed by registers, counters, and so on. The AND circuit 122 receives a BCU-clock stop signal 67 sent from the BCU 31 and a CPU-clock stop signal 68 sent from the CPU 32. Then, the AND circuit 122 outputs a stop-mode start signal 66 to the frequency-dividing factor controller circuit 121 and the internal circuitry 3 when the circuit 122 receives both of the signals 67 and 68.

When the frequency-dividing factor controller circuit 121 receives the stop-mode start signal 66 from the AND circuit

122, the circuit 121 outputs a dividing-factor selection signal 64 to the selector 214 of the first frequency-dividing circuit 21 of the clock signal generator circuit 2 after a specific period of time is passed (i.e., after the PLL circuit 22 and the internal circuitry 3 stop their operation). The dividing-factor selection signal 64 designates the frequency of the frequency-divided signal 55 from the first frequency-dividing circuit 21. This output of the selection signal 64 is performed by reading the frequency-dividing factor information 61 stored in the clock-signal control register 11.

The selector 214 of the first frequency-dividing circuit 21 changes the dividing factor according to the dividing-factor selection signal 64 thus received, thereby changing the frequency of the frequency-divided signal 55. This frequency change of the signal 55 leads to frequency change of the BCU- and CPU-clock signals 53 and 54 through the frequency-multiplied signal 56 outputted from the PLL circuit 22.

The BCU 31 of the internal circuitry 3 is connected to the clock-signal control unit 1 through an internal bus 75, as shown in FIG. 2.

In the internal circuitry 3, as shown in FIG. 2, when the stop-mode starting signal 66 from the AND circuit 122 of the clock signal controller unit 1 is received, the stop-signal generator circuit 321 of the CPU 32 generates the PLL stop signal 69 to output it to the second frequency-dividing circuit 23 of the clock-signal generator circuit 2. Also, when a system Non-Maskable Interrupt (NMI) signal 72 is outputted from a system unit 33 or an internal-NMI signal 74 is outputted from an internal-NMI signal generator circuit 323 of the CPU 32, the stop-signal generator circuit 321 stops supplying the PLL stop signal 69 to the second frequency-dividing circuit 23, resulting in the internal circuitry 3 being returned from the "standby mode" to the "normal operation mode".

The BCU 31 of the internal circuitry 3 controls the internal bus 75 in the data processing system. Also, when a standby command is executed in the CPU 32, the BCU 31 outputs a BCU-clock stop signal 67 to the clock-signal controller circuit 12 of the clock-signal control unit 1.

The CPU 32 of the internal circuitry 3, which controls entirely the operation of the data processing system, is comprised of the stop signal generator 321, a PLL control register 322, and the internal NMI signal generator circuit 323. If a standby command is executed in the CPU 32, the CPU 32 outputs a CPU-clock stop signal 68 to the clock-signal controller circuit 12 of the clock-signal control unit 1.

As explained previously, if the clock signal control circuit 12 receives both of the BCU- and CPU-clock signals 67 and 68, the circuit 12 outputs the stop-mode start signal 66 to the internal circuitry 3, thereby turning the circuitry 3 into the "standby mode".

The internal-NMI signal generator circuit 323 of the CPU 32 generates the internal-NMI signal 74 based on the internal-NMI signal 62 sent from the clock-signal control register 11 and then, outputs the signal 74 to the stop-signal generator circuit 321. According to the signal 74, the stop-signal generator circuit 321 stops outputting the PLL stop signal 69 to the second frequency-dividing circuit 23.

The system unit 33 of the internal circuitry 3 receives an external-NMI signal 71 sent from the outside of the data processing system and outputs the system-NMI signal 72 to the CPU 32. In response to the signal 72, the stop-signal generator circuit 321 stops outputting the PLL-stop signal 69 to the second frequency-dividing circuit 23.

Thus, the stop-signal generator 321 of the CPU 32 outputs the PLL-stop signal 69 to the second frequency-dividing

circuit 23 when it receives one of the internal-NMI signal 74 and the system-NMI signal 72.

In the "normal operation mode", when received the system-NMI signal 72, the CPU 32 stops temporarily its existing operation under execution and then, executes a suitable interrupt operation according to the content of the signal 72. After the execution of this interrupt operation is completed, the CPU 32 restarts to execute the prior operation that has been temporarily stopped.

FIG. 5 shows the internal configuration of the clock-signal control register 11 of the clock-signal control unit 1 of the data processing system shown in FIG. 2. As seen from FIG. 5, in this embodiment, the dividing-factor information 61 about the frequency-dividing factor is set and stored in the fourth and fifth bits of the register 11, the internal-NMI timing information 62 about the internal-NMI timing is in the third bit, the PLL-operation information 63 about the PLL operation mode is in the second bit.

Regarding the dividing-factor information 61, if the fourth and fifth bits have values "00", the frequency-dividing factor is set as (1/1). If the fourth and fifth bits have values "01", the frequency-dividing factor is set as (1/2), and if they have values "11", it is set as (1/4). The selection signal 64 outputted from the clock-signal controller circuit 12 is set as (1/1), (1/2), or (1/4) according to the content of the dividing-factor information 61.

Regarding the internal-NMI information 62, if the third bit has a value "0", once the PLL circuit 22 stops its operation, it continues to stop its operation until the external-NMI signal 71 is entered. If the third bit has a value "1", the internal-NMI signal 74 is generated in the internal-NMI signal generator 323 simultaneously with execution of a standby command.

Regarding the PLL-operation information 63, if the second bit has a value "0", the PLL circuit 22 is in the stop mode. If the second bit has a value "1", the PLL circuit 22 is in the operation mode. As described previously, if the PLL circuit 22 is in the "stop mode", the PLL stop signal 70 is sent to the PLL circuit 22 and as a result, the PLL circuit 22 stops its operation according to the signal 70. Due to this operation stop of the PLL circuit 22, the supply of the BCU- and CPU-clock signals 53 and 54 is stopped.

In the embodiment, the value of the second bit is fixed as "0", in other words, the PLL circuit 22 is fixed in the "stop mode" where the circuit 22 can stop its operation. This is to stop the supply of the clock signals 53 and 54 due to the stop of operation of the PLL circuit 22.

Additionally, the PLL-stop signal 70 is not supplied to the PLL circuit 22 in the "operation mode" and therefore, the PLL circuit 22 does not stop its operation in this mode. Thus, in this case, even if a standby command is executed, supply of the clock signals 53 and 54 to the internal circuitry 3 is not stopped. However, when the PLL circuit 22 needs to be designed not to stop its operation because of some reason, the PLL circuit 22 needs to be set in the "operation mode". If the PLL circuit 22 is set in the "operation mode", there is the need to provide any other means or device for the purpose of stopping the supply of the clock signals 53 and 54.

FIG. 6 shows the internal configuration of the PLL control register 322 of the CPU 32 of the data processing system shown in FIG. 2, where the register 322 has 32 bits. In the embodiment, the PLL stabilization-time information 73 is stored in the 31st to 29th bits of the register 322. According to the values of the 31st to 29th bits of the register 322, the "PLL stabilization time", which is defined as a time from the

start of oscillation of the PLL circuit 22 in the "stop mode" to the stabilization of its operation, is specified.

CIRCUIT OPERATION

Next, the operation of the data processing system having the above-described configuration is explained below with reference to FIGS. 7A to 7G and 8A to 8G.

When a standby command is executed in the CPU 32 during the "normal operation mode" of the data processing system, as shown in FIG. 7A, the CPU 32 sends the CPU-clock stop signal 68 to the clock-signal controller circuit 12 of the clock-signal control unit 1 at a time T1. At a time T2 slightly later than the time T1, the BCU 31 sends the BCU-clock stop signal 67 to the clock-signal controller circuit 12, as shown in FIG. 7B.

The timing of the signals 67 and 68 may be replaced with each other. Specifically, the BCU-clock stop signal 67 may be sent at the time T1 and then, the CPU-clock stop signal 68 may be sent at the time T2.

At the time T2 when both of the stop signals 67 and 68 are supplied to the clock-signal controller circuit 12, the circuit 12 sends the stop-mode start signal 66 to the frequency-dividing factor controller circuit 121 of the circuit 12 and the internal circuitry 3, as shown in FIG. 7C.

In response to the stop-mode start signal 66 thus sent, the stop-signal generator circuit 321 of the CPU 32 sends the PLL-stop signal 69 to the second frequency-dividing circuit 23 of the clock-signal generator circuit 2 at a time T3 later than the time T2, as shown in FIG. 7D.

Using the PLL-operation information 63 stored in the clock-signal control register 11 of the clock-signal control unit 1, the second frequency-dividing circuit 23 notices that the PLL circuit 22 is in the "stop mode". Thus, the circuit 23 sends the PLL stop signal 70 to the PLL circuit 22 at the time T3 in response to the PLL-stop signal 69, thereby stopping the operation of the PLL circuit 22. As a result, supply of the BCU- and CPU-clock signals 53 and 54 to the internal circuitry 3 are stopped, as shown in FIGS. 7F and 7G, thereby stopping the operation of the circuitry 3 at a time (not specified in FIGS. 7A to 7G) slightly later than the time T3.

During the period in which the PLL circuit 22 stops its operation, to cope with any new interrupt request and return to the "normal operation mode", only the base clock signal 52 is kept supplied to the clock-signal control unit 1 and a part of the internal circuitry 3, as shown in FIG. 7E.

On the other hand, after a specific time later than the time T2 when both of the clock stop signals 67 and 68 are supplied (at any time between two times T4 and T5), the frequency-dividing factor controller circuit 121 of the clock-signal controller circuit 12 gets or reads the dividing-factor information 61 stored in the clock-signal control register 11 to thereby produce the selection signal 64. Then, the circuit 121 supplies the selection signal 64 thus produced to the first frequency-dividing circuit 21 of the clock-signal generator circuit 2. According to the content of the selection signal 64, the selector 214 of the circuit 21 selects one of the three frequency-dividing factors (1/1), (1/2), and (1/4) and outputs the selected one as the frequency-divided signal 55. Thus, while the operation of the internal circuitry 3 is stopped, the frequency of the clock signals 53 and 54 are able to be changed or switched.

Subsequently, the returning operation of the data processing system from the "standby mode" to the "normal operation mode" is performed, which is explained below with reference to FIGS. 8A to 8G.

11

The timing of the returning operation of the PLL circuit 22 from the "stop mode" to the "operation mode" is specified by the internal-NMI timing information 62, i.e., the value of the third bit of the clock-signal control register 11. If the value of the third bit of the register 11 is "0", after the PLL circuit 22 stops its operation at the time T3, the operation of the circuit 22 is kept stopped until the external-NMI signal 71 is supplied. If the value of the third bit of the register 11 is "1", the internal NMI signal 74 is outputted from the internal-NMI signal generator 323 simultaneously with execution of the standby command.

If the stop-signal generator 321 of the CPU 32 receives the system- or internal-NMI signal 72 or 74 at a time T11, the output of the PLL stop signal 69 is stopped at a time T12 later than the time T11 by a period t1, as shown in FIGS. 8A and 8E. Then, the PLL circuit starts its normal operation. Furthermore, at a time T13 later than the time T12 by a period t2 equal to the stabilization time of the PLL circuit 22, the operation of the PLL circuit 22 is stabilized, as shown in FIG. 8E. The stabilization time (i.e., t2) of the PLL circuit 22 corresponds to the stabilization-time information 73 specified by the values of the 31st to 29th bits of the PLL control register 322. As a result, the second frequency-dividing circuit 23 of the clock-signal generator circuit 2 starts supplying the CPU- and BCU-clock signals 53 and 54.

If the output of the CPU-clock stop signal 68 is stopped at a time T14 later than the time T13, the output of the stop-mode start signal 66 is also stopped at a time T15 slightly later than the time T14, as shown in FIGS. 8B and 8D. This operation is carried out corresponding to the AND logic of the AND circuit 122 of the clock signal control circuit 12. Furthermore, the output of the BCU-clock stop signal 67 is stopped at the time T15, as shown in FIG. 8C.

As the case may be, the output of the BCU-clock stop signal 67 may be stopped at the time T14 and then, the output of the CPU-clock stop signal 68 may be stopped at the time T15.

As shown in FIGS. 8F and 8G, the base clock signal 52 is kept supplied to the clock-signal control unit 1 and the part of the internal circuitry 3. The supply of the BCU clock signal 53 is started immediately after the time T13 when the stabilization time t2 of the PLL circuit 22 is passed.

As explained above, with the method of switching a clock signal according to the embodiment of the present invention, when a standby command is executed in the CPU 32, the CPU-clock stop signal 68 and the BCU-clock stop signal 67 are outputted. In this embodiment, the standby command serves as the clock-change signal or instruction.

In response to the clock-change signal or the standby command, the system is transferred from the "normal operation mode" to the "standby mode" and then, the frequencies of the CPU- and BCU-clock signals 54 and 53 are switched.

On the frequency-switching operation, supply of the clock signals 54 and 53 are stopped in advance, thereby stopping the operation of almost all the internal circuitry 3. While keeping the state where the operation of the internal circuitry 3 is stopped, the frequency switching of the signals 54 and 53 is carried out. Thereafter, the supply of the clock signals 54 and 53 having new frequencies is started to the internal circuitry 3.

As a result, the frequency change or switching of the clock signals 54 and 53 can be performed without resetting the CPU 32, in other words, without changing the information or state of the internal circuitry 3 existing just before the frequency change or switching. Also, reliability of the operation of the internal circuitry 3 after the frequency change is improved.

12

Moreover, since the frequency change is performed without resetting the operation of the internal circuitry 3, the time required for returning from the standby mode or operation-stop state of the internal circuitry 3 to the normal operation mode is decreased. Thus, the frequency change of the clock signals 54 and 53 can be realized in a shorter time than that of the conventional method shown in FIG. 1.

Additionally, by adjusting the timing of the internal-NMI timing signal 62 using the clock-signal control register 11, in other words, by setting the value of the third bit of the register 11 as "1", the internal-NMI signal can be generated at the same time with execution of the standby command. In this case, supply of the clock signals 53 and 54 is stopped and then, the PLL stop signal 69 is turned OFF immediately after the change of the frequency-dividing factor. Thus, the switching time for clock signal frequency is drastically decreased compared with the conventional method shown in FIG. 1.

If the timing of generation or output of the internal NMI signal 62 is suitably adjusted, the timing to restart supply of the clock signals 54 and 53 to the internal circuitry 3 can be adjusted optionally. Thus, there is an additional advantage that the power consumption can be adjusted finely or minutely.

For example, necessary peripheral I/O circuits are operated using the clock signals 54 and 53 with low frequencies and then, supply of the signals 54 and 53 is stopped simultaneously with the finish of the operation of the peripheral I/O circuits. Then, while the supply of the signal 54 and 53 is stopped, the frequencies of the signals 54 and 53 are changed to higher frequencies by decreasing the frequency-dividing factor. Thereafter, it is waited to restart the supply of the signals 54 and 53 due to any interrupt request. In this case, there is an additional advantage that both of power consumption decrease and high-speed restart of the operation can be accomplished.

VARIATIONS

In the above-described embodiment of the present invention, the first frequency-dividing circuit 21 is equipped with the three frequency dividers 211, 212, and 213. However, the number of the frequency dividers may be changed as necessary. Although the first frequency-dividing circuit 21 is located at a prior stage to the PLL circuit 22 in the above embodiment, the circuit 21 may be a post stage of the PLL circuit 22 and may be combined with the second frequency-dividing circuit 23. The clock signal generator circuit 2 may have any configuration if it includes a PLL circuit.

Furthermore, the supply of the BCU- and CPU-clock signals 53 and 54 to the internal circuitry 3 is stopped by stopping the operation of the PLL circuit 22 in the above embodiment. However, the present invention is not limited to this configuration. The supply of the clock signals 53 and 54 may be stopped by any other device or means without stopping the operation of the PLL circuit 22.

For example, if the frequency-multiplied signal 56 from the PLL circuit 22 is outputted to the second frequency-dividing circuit 23 through any signal-stop circuit. In this case, the supply of the clock signals 53 and 54 can be stopped without stopping the operation of the PLL circuit 22 by using the signal-stop circuit. To realize this, the second bit of the clock-signal control register 11 is set as "1" and the PLL circuit 22 is set in the "operation mode". Then, the supply of the clock signals 53 and 54 is designed to be stopped by activating the signal-stop circuit.

13

The present invention is applied to a data processing system in the above-described embodiment. However, it is needless to say that the invention may be applied any other system (e.g., various types of computers) if they are digital systems capable of switching the clock signal or signals.

While the preferred forms of the present invention have been described, it is to be understood that modifications will be apparent to those skilled in the art without departing from the spirit of the invention. The scope of the invention, therefore, is to be determined solely by the following claims.

What is claimed is:

1. A method of switching a clock signal in a digital system having an internal subsystem, comprising:
 - (a) stopping supply of a clock signal for said internal subsystem according to a clock-change instruction while maintaining supply of a base clock signal to a portion of said digital system; said clock signal having a first frequency;
 - (b) switching said first frequency of said clock signal to a second frequency different from said first frequency while supply of said first clock signal having said first frequency to said internal subsystem is stopped; and
 - (c) starting supply of said clock signal having said second frequency to said internal subsystem, wherein said stopping supply of said clock signal is performed responsive to a CPU-stop signal and a bus control unit stop signal and said starting supply of said clock signal is performed responsive to an interrupt signal and said base clock signal.
2. The method as claimed in claim 1, wherein said supply of said clock signal having said first frequency to said internal subsystem is stopped almost simultaneously with said clock-change instruction.
3. The method as claimed in claim 1, wherein supply of said clock signal having said first frequency is stopped with a specific time delay with respect to said clock-change instruction.

14

4. The method as claimed in claim 1, wherein a timing to start said supply of said clock signal having said second frequency to said internal subsystem is adjustable.

5. The method as claimed in claim 1, wherein said clock signal is generated by a clock signal generator including a PLL circuit.

6. A system of switching a clock signal in a digital system having an internal subsystem, comprising

(a) a clock-signal stopping device for stopping supply of a clock signal for said internal subsystem according to a clock-change instruction while supplying a base clock signal to a portion of said digital system;

said clock signal having a first frequency;

(b) a clock-signal switching device for switching said first frequency of said clock signal to a second frequency different from said first frequency while supply of said clock signal having said first frequency is stopped; and

(c) a clock-signal supplying device for supplying said clock signal having said second frequency to said internal subsystem, wherein said clock-signal stopping device is responsive to a CPU-stop signal and a bus control unit stop signal and said clock signal supplying device is responsive to an interrupt signal and said base clock signal.

7. The system as claimed in claim 6, wherein said supply of said clock signal to said internal subsystem is stopped almost simultaneously with said clock-change instruction.

8. The system as claimed as claim 6, wherein said supply of said clock signal to said internal subsystem is stopped with a specific time delay with respect to said clock-change instruction.

9. The system as claimed in claim 6, wherein a timing to start said supply of said clock signal having said second frequency to said internal subsystem is adjustable.

10. The system as claimed in claim 6, wherein said clock signal is generated by a clock signal generator including a PLL circuit.

* * * * *

United States Patent

[11] 3,594,656

[72] Inventor **Yoshihiro Tsukamoto**
Hatano, Japan
 [21] Appl. No. **22,182**
 [22] Filed **Mar. 24, 1970**
 [45] Patented **July 20, 1971**
 [73] Assignee **Kogyo Gijutsuin**
Tokyo, Japan
 [32] Priority **Apr. 8, 1969**
 [33] **Japan**
 [31] **44/26590**

[50] Field of Search..... 331/49, 54;
 328/63

Primary Examiner—John Kominski
 Attorneys—William D. Hall, Elliott I. Pollock, Fred C. Philpitt,
 George Vande Sande, Charles F. Steininger and Robert R.
 Priddy

[54] AUTOMATIC CLOCK FREQUENCY-SWITCHING SYSTEM

9 Claims, 4 Drawing Figs.

[52] U.S. Cl..... 331/49,
 328/63, 331/54
 [51] Int. Cl..... H03b 3/00

ABSTRACT: An automatic clock frequency-switching system for electric systems such as electronic computer systems comprising a clock source including a plurality of oscillators generating frequencies different from one another, and a clock frequency control capable of performing a stable operation even during the period when clock is interrupted. While the clock frequency is being switched, the supply of clock to a mechanism which is operative in response to clock pulses is stopped. After the clock frequency has been switched clock is supplied to the mechanism to resume the operation thereof.





FIG. 1




INVENTOR

Yoshihiro Tsukamoto

BY *Hall, Pollock & Vande Nardie*

ATTORNEY

FIG. 2



INVENTOR

Yoshihiro Tsukamoto

BY *Hall, Pollock & Vandevander*

ATTORNEY

FIG. 3a





FIG. 3b



INVENTOR

Yoshihiro Tsukamoto

BY *Hall, Pollock & Vande Pande*

ATTORNEY

AUTOMATIC CLOCK FREQUENCY-SWITCHING SYSTEM

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a system for automatically switching clock frequencies.

2. Description of the Prior Art

There are no previously developed electronic computer systems having an automatic detecting function of operational tolerance in terms of clock frequencies as a parameter. Moreover, even making the clock frequency variable has scarcely been practiced. The detection or measurement of the operational tolerance of digital circuitry resulting from making the clock frequency variable has been carried out mainly in the course of the development of computers, or more particularly in experiments involving fundamental circuitry, trial production of systems and the like. The following methods which necessitate the intermediary of manual operation have been attempted to obtain a variable frequency clock in the detection or measurement of operational tolerance.

One of these is a method which employs a variable frequency oscillator as a clock pulse source, for example, a conventional standard signal oscillator.

Another of these is a method which selectively employs one of a plurality of fixed frequency oscillators of frequencies different from each other as a clock pulse source.

However, when these methods are employed for making the frequency of the clock of an electronic computer system variable, the following drawbacks arise:

1. The time required for altering the frequency is considerable.
2. The alteration of frequency cannot automatically be effected.
3. Since the switching of the frequency is performed nonsynchronously with the clocking of the computer system, the clock signal being supplied to the system is disturbed at the time of switching, resulting in the danger of a malfunctioning of the system.

According to the method employing the variable frequency oscillator which enables the frequency to be continuously varied within a certain frequency range, the disturbance to the clock is not caused by the variation of the frequency within the continuous variation range. However, when the variation of frequency is to be effected over a wider range, it is necessary to effect switching from one continuous variation range to another continuous variation range, at which time a disturbance to the clock is effected.

SUMMARY OF THE INVENTION

An object of the present invention is to provide an automatic clock frequency-switching system for electronic system including electronic computer systems which obviates the above drawbacks.

Briefly, the clock frequency automatic switching system of the present invention comprises a plurality of oscillators generating frequencies different from one another, and a clock frequency control part capable of performing a stable operation even during the clock interruption, and is operative, at the time of clock frequency switching, to interrupt the supply of a clock signal to a mechanical part (mainly a general logic part of a central processing unit) which performs its operation by clock pulses, to supply a clock signal to the mechanical part by instruction from a clock frequency control part after the clock frequency is switched, and thereafter to render the mechanical part to operate.

BRIEF DESCRIPTION OF THE DRAWING

FIG. 1 is a block diagram of an embodiment of the present invention.

FIG. 2 is a timing chart of various signals on various connection lines of the embodiment of the invention.

FIG. 3a is a logic circuit of the clock gate in the embodiment of FIG. 1.

FIG. 3b is notations of the logic signs employed in the logic circuit of FIG. 3a.

DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to FIG. 1, a clock source 11 comprises frequency oscillators $OSC_1, OSC_2, \dots, OSC_n$ of respective frequencies f_1, f_2, \dots, f_n different from one another. Although the frequencies f_1, f_2, \dots, f_n are fixed frequencies, it is preferable that they are finely adjustable around respective frequencies f_1, f_2, \dots, f_n . Output signals of the frequency oscillators $OSC_1, OSC_2, \dots, OSC_n$ are supplied to a frequency selector 12 which in turn selects one of the output signals in accordance with the instruction from a main control 16 and a clock frequency control 19 described later and supplies the selected signal to a clock generator 13. The frequency selector 12 includes a register 12a for holding information to determine which signal is to be selected from among the n signals.

The clock generator 13 generates a clock signal in accordance with the frequency of a signal fed from the frequency selector 12. Fundamentally, the clock generator 13 provides standard clock pulses, but it can also determine the number of phases of the clock and the width of the clock pulse. There is a relation 1 to 1 or 1 to n (n is a positive integer) between the frequency of the clock signal generated by the clock generator 13 and the frequency of the signal fed from the frequency selector 12 to the clock generator 13. Clock pulses generated by the clock generator 13 are supplied through a signal line 13a to a clock gate 14 which is actuated by instruction from the clock frequency control 19 described later to transmit the clock pulses to a general logic part 15 of an electronic computer system through a signal line 14a.

The general logic part 15, which operates synchronously with the clock pulses, comprises a main control 16, arithmetic unit 17 and other mechanism 18 among which the main control 16 constitutes a part of the present invention. When a request for switching the clock frequency is produced at the main control 16, the main control 16 supplies information upon frequency selection for specifying the switching frequency to the frequency selector 12 through a signal line 16a and, at the same time, supplies a frequency-switching request signal to a clock frequency control 19 through a signal line 16b.

Since the clock frequency control 19 performs its operation nonsynchronously with the general logic part 15, a monostable multivibrator, a delay circuit, or a circuit operative with an independent clock is employed as the circuit of the clock frequency control 19. Upon receipt of a frequency-switching request signal from the main control 16, the clock frequency control 19 supplies a clock stop signal through a signal line 19a to the clock gate 14 to cease the clock pulses to be supplied to the general logic part 15, after which the clock frequency control 19 supplies a frequency-switching signal through a signal line 19b to the frequency selector 12 to set the frequency selection information previously supplied from the main control 16 in the register 12a in order to select the frequency oscillator OSC corresponding to the frequency of the information. A frequency signal generated after the switching has been effected is supplied to the clock generator 13 and further supplied to the clock gate 14 in a manner as described above. After predetermined time has elapsed from the frequency switching by the frequency selector 12, the clock frequency control 19 ceases delivering the clock stop signal through the line 19a to the clock gate 14 to actuate the clock gate 14 to supply clock pulses based on a new clock frequency to the general logic part 15. Thereafter, the clock frequency control 19 supplies a frequency-switching signal to the general logic part 15 through a line 19c to resume a general processing operation by the clock pulses based on the new clock frequency.

Now, the operation of the system of the present invention will be further described in more detail with reference to the time chart shown in FIG. 2 and an example of the clock gate

14 shown in FIG. 3a, the notation in FIG. 3a being given in FIG. 3b.

In the following description the operation of each part is performed under the following condition by way of example only and not for the purpose of limiting the invention:

1. The ratio between the input frequency and the output frequency of the clock generator 13 is 1 to 1.
2. The number of the phases of the clock and the width of the clock pulse are determined by the clock generator. The number of the phases is assumed to be two, i.e. α and β .
3. The clock frequency control 19 is constituted by a delay element.
4. The frequency is switched from f_1 to f_2 ($f_1 > f_2$).
5. Rise and fall times of a signal and delay times on the signal line and logic circuit are neglected.

When the general logic part 15 is operating by clock pulses based on the frequency f_1 , input clock pulses α_{in} and β_{in} to the clock gate 14 are applied to the input lines 13a in FIG. 3a and supplied to AND gates 27 and 28 through amplifiers 25 and 26. On the other hand, α -phase and β -phase clock gate signals on lines 23 and 24 hold a high level unless a clock stop signal is supplied on the line 19a by the clock frequency control 19, and hence the input pulses on the lines 13a appear as they are at the output lines 14a of the clock gate 14 as output pulses α_{out} and β_{out} .

The frequency-switching operation starts when the main control part (central processing unit) reads out a clock frequency-switching instruction from the memory, translates it and starts the operation stage of the instruction. When the operation stage starts, the following restrictions are imposed on the operation of the central processing unit:

1. During the continuation of the operation stage of the frequency-switching instruction, the transfer of information and control signals does not generally occur between the central processing unit and an apparatus which operates nonsynchronously with the central processing unit such as, for example, the main memory, input/output device or the like.
2. During the continuation of the operation stage an interruption cannot be effected.

The operation performed at the operation stage of the frequency-switching instruction is such that frequency selection information (a signal shown at 16a in FIG. 2) is supplied from the main control 16 through the line 16a to the frequency selector 12 in terms of a level signal and, at the same time, a frequency-switching request signal shown at 16b in FIG. 2 is supplied from the main control 16 through the line 16b to the clock frequency control 19 in terms of a level signal. These two signals are transmitted by the clock $\alpha 01$. Upon receipt of the frequency-switching request signal the clock frequency control 19 at once supplies a clock stop signal as shown at 19a in FIG. 2 through the line 19a to the clock gate 14 in terms of a level signal. The clock stop signal 19a passes through AND gates 29 by the clock $\beta i1$, passes through AND gates 30 by the clock $\alpha i2$, and passes through AND gates 31 by the clock $\beta i2$. The clocks $\alpha i0$, $\beta i0$, $\alpha i1$, $\beta i1$, $\alpha i2$, $\beta i2$ pass through the clock gate 14 to become output pulses $\alpha 00$, $\beta 00$, $\alpha 01$, $\beta 01$, $\alpha 02$, $\beta 02$. However, when the clock stop signal 19a passes through the AND gates 31 by the clock $\beta i2$, an α -phase clock gate signal 23 becomes a low level signal to close an AND gate 27. Consequently, α -phase clocks fed through the input lines 13a after the clock $\beta i2$ are not supplied as output pulses from the clock gate 14. The clock stop signal having passed through the AND gates 31 further passes through the AND gates 32 by the clock $\alpha i3$, at which time a β -phase clock gate signal 24 becomes a low level signal to close an AND gate 28. Consequently, β -phase clocks after the clock $\alpha i3$ are not supplied as output signals from the clock gate, thereby stopping the clock supply to the general logic part 15 of the computer system (mainly the central processing unit).

the supply of clock or the interruption thereof, i.e. the gating is preformed by synchronizing (by the AND gates 29 to

32) a signal from the clock frequency control 19 by the clock itself to be gated fed from the clock generator 13. Consequently, the gating is exactly synchronized with the clock to be gated, and if the gate is deactivated and then activated after a time interval of T, the clock supplied to the load (general logic part) is only such that the interval between clocks is apparently prolonged by the duration T of the deactivation of the gate. Thus, irregular disturbance to the width of clock is not caused.

After a time T_a from the rise of the clock stop signal 19a the clock frequency control 19 supplies the frequency selector 12 with the frequency-switching signal 19b, by which the frequency selection information having already been supplied from the main control 16 is set in the register 12a to switch the frequency from f_1 to f_2 . The clock $\alpha i4$ is cut off at an intermediate point by the frequency-switching signal 19b.

Between the time T_a from the rise of the clock stop signal 19a to the rise of the frequency-switching signal 19b and the time t_a from the rise of the clock stop signal 19a to the fall of the β -phase clock gate signal 24 a relation $T_a > t_a$ is always made to exist. In other words, the frequency is switched after the supply of the α - and β -phase clock pulses to the general logic part 15 is stopped.

It is sufficient for the width T_d of the frequency-switching signal 19b to be long enough for the frequency selection information to be set in the register 12a in the frequency selector 12.

The clock frequency control 19 makes the clock stop signal 19a a low level after the time T_b has elapsed from the rise of the frequency-switching signal 19b. The clock gate 14 detects the low level signal 19a by new clocks $\beta i1'$ and $\alpha i1'$ based on the frequency f_2 to render the α -phase clock gate signal 23 and β -phase clock gate signal 24 to rise and supplies clock to the general logic part 15 of the computer system by clocks $\alpha 02'$ and $\beta 02'$ corresponding to the clocks $\alpha i2'$ and $\beta i2'$, respectively. However, this does not mean that the general logic part 15 at once operates by the clock. The time T_b is made $T_b \gg T_d$, and further made sufficiently larger than the time during which the disturbance of clock due to the switching of the frequency from f_1 to f_2 subsides and regular clock based on the frequency f_2 is supplied to the clock gate 14.

The clock frequency control 19 supplies a frequency-switching end signal 19c to the main control 16 after a time T_c ($T_c > t_c$) from the fall of the clock stop signal. The main control 16 detects the frequency-switching end signal 19c by a clock $\alpha 04'$ to render the frequency selection information 16a and the frequency-switching request signal 16b to fall. At this time the frequency-switching stage is completed, and the control of the next stage of the operation is commenced by new clock after the frequency has been switched.

The width T_e of the frequency-switching end signal 19c is such that it always sufficiently covers the period of the clock supplied to the general logic part of the central processing unit after the frequency has been switched.

The clock gate of FIG. 3a is a logic circuit which operates in a manner synchronized by a clock signal from the clock generator, and which does not actuate the gate by malfunction due to the influence of the possible disturbance of the clock supplied thereto at the time of frequency-switching because the output of an AND gate 33 is at a high level.

As has been described above, if the automatic clock frequency-switching system according to the present invention is employed in an electronic computer system, the detection of the operational tolerance of the computer system in terms of clock frequencies as a parameter is rapidly and automatically effected. If the computer system is of a multiple system, the rapid and automatic detection can be made one expedient of the preventive maintenance of the computer system automatically effected by a program while the computer system is operating on line, resulting in an improvement in the reliability of the computer system.

I claim:

1. A system for switching clock frequencies comprising:

- a. a general logic part including a main control, said main control being operative in response to clock pulses for generating frequency selection information and a frequency-switching request signal at the time of frequency-switching,
 - b. a clock frequency control for generating a clock stop signal and a frequency-switching signal upon receipt of said frequency-switching request signal from said main control and supplying a frequency-switching end signal to said main control after the end of frequency-switching operation,
 - c. a clock source including a plurality of oscillators of oscillation frequencies different from one another,
 - d. a frequency selector for selecting one of said oscillators by the reception of said frequency selection information from said main control and said frequency-switching request signal from said clock frequency control,
 - e. a clock generator connected to said frequency selector for generating at least fundamental clock pulses, and
 - f. a clock gate for gating said clock pulses from said clock generator in response to said clock stop signal from said clock frequency control and supplying said clock pulses to at least said main control.
2. A system for switching clock frequencies according to claim 1, wherein said main control is operative to generate frequency selection information and a frequency-switching request signal at the operation stage of a frequency-switching instruction.
3. A system for switching clock frequencies according to claim 1, wherein said clock frequency control performs its operation nonsynchronously with said general logic part.

4. A system for switching clock frequencies according to claim 1, wherein said general logic part is such that during the continuation of the operation stage of a frequency-switching instruction, the transfer of information and control signals does not occur between said general logic part and apparatus which operates nonsynchronously with said general logic part.

5. A system for switching clock frequencies according to claim 1, wherein said oscillation frequencies of said oscillators in said clock source are fixed frequencies.

6. A system for switching clock frequencies according to claim 1, wherein each of said oscillators in said clock source is finely adjustable in its oscillation frequency around its proper frequency.

7. A system for switching clock frequencies according to claim 1, wherein said clock generator generates an output clock signal in response to an input clock signal, the frequencies of said input and output clock signals having a relation of n to 1 (n is a positive integer including 1) therebetween.

8. A system for switching clock frequencies according to claim 1, wherein said clock gate is actuated by synchronizing the signal from said clock frequency control with clock to be gated supplied from said clock generator, whereby said clock gate is prevented from malfunctioning resulting from disturbance of the output of said clock generator at the time of clock frequency switching.

9. A system for switching clock frequencies according to claim 1, wherein said frequency control performs a control such that said frequency selector switches the frequency after said clock gate stops the supply of clock pulses.

35

40

45

50

55

60

65

70

75